Lattice Semiconductor Interview Question

3 input mux in verilog using behavioral modelling