IBM Interview Question

Draw Full and half adder circuits. Draw a 4-bit adder circuit. Draw 2 state counter. Draw NAND gate using CMOS. What is logical effort? What are LVT cells and how does leakage is affected using them? Solving some Gate-based and Boolean algebra-based questions.