Plexus Interview Question

Implement a counter with a synchronous reset in Verilog