WD Interview Question

Uvm based events, clk generation, how would you verify a given circuit