SK hynix Interview Question

design async-fifo and sync-fifo in circuit level