Cirrus Logic Interview Question

write FIR design in verilog