FPGA Engineer Intern applicants have rated the interview process at Astranis with 3 out of 5 (where 5 is the highest level of difficulty) and assessed their interview experience as 100% positive. To compare, the company-average is 49.2% positive. This is according to Glassdoor user ratings.
Common stages of the interview process at Astranis as a FPGA Engineer Intern according to 1 Glassdoor interviews include:
One on one interview: 50%
Presentation: 50%
Here are the most commonly searched roles for interview reports -
I applied online. I interviewed at Astranis in Apr 2021
Interview
I applied on their main website, then got an email for an interview. They asked me two technical questions relating to digital logic (CDC) and verilog (writing synthesizable code based on some descriptions).
Interview questions [1]
Question 1
Given you've generated an 80MHz, and 50MHz clock, how do you manage data crossing between these two clock domains?