I applied through other source. The process took 1 day. I interviewed at SmartSoC Solutions (Hyderābād) in Apr 2021
Interview
It was telephonic interview, started with digital electronics like given a pattern asked to write in mealy & Moore FSM, in Verilog they asked about stratified events and moved to SV & UVM concepts
Interview questions [1]
Question 1
Questions related to randomisation and constraints