Setup hold time calculation
Asic Design Engineer Interview Questions
811 asic design engineer interview questions shared by candidates
CMOS characteristics?
Write a C program which finds the missing card among a set of 51 play cards.
c++ swap, pipeline
Constraint randomization based question linking to AXI and memory filling
Write the verilog code for a counter then change reset to asychronized.
Two questions： 1. 2 2bits comparators to 4 bits comparators, and reduce the delay to 1 units 1. data buffer like 0100000001, most simple rtl design to get the length (which is 9)
design sensor with minimal logic block
Write a Fibonacci number generator in Verilog, output a number in each cycle.
Current project architecture and role. SV and UVM related. SV constraint, coverage, assertions. UVM architecture and flow. Verification strategy related.
Viewing 651 - 660 interview questions