Setup time and hold time calculations of a design? Optimization of FPGA design interms of power, timing while makking frequency efficient.
Fpga Engineer Interview Questions
681 fpga engineer interview questions shared by candidates
About what I did in different jobs that I had
Given this basic design interface, what things would you verify?
Programming project in Verilog language
Q: what is FIR/IIR and the difference between them
give a network package buffering design problem, just write code
They asked about my previous work. Asked about my interests for the future.
Design a data structure that can add, remove, get random element at O(1) time complexity
Given an array, calculate the minimum cost of modifying all elements to a single number.
What is the pull up?
Viewing 441 - 450 interview questions