Tell me a hardest decision you have ever made?
Soc Design Engineer Interview Questions
114 soc design engineer interview questions shared by candidates
Verilog environment, UVM, bLOCKING NON BLOCKING
Describe an algorithm to sell/buy stock at maximum profit.
Draw a circuit/ state flow diagram to detect a bit sequence.
Explain setup time, hold time, etc. with diagrams.
1. Constraint coding for specific scenarios. 2. UVm phasing
Definition of sta and pd design flow
Static Timing Analysis and its tools used
Solving k-maps, coding latch vs flip flop in VHDL/verilog, problems in placement and routing, how to resolve layout issues like drc's
Knowledge of Coding (Not extensive- Basic) Where do you see yourself in next 5-10 years?
Viewing 41 - 50 interview questions
See Interview Questions for Similar Jobs
Soc Physical Design EngineerAsic EngineerVlsi EngineerHardware Asic Design EngineerAsic Design Verification EngineerAsic Physical Design EngineerVlsi Design EngineerElectrical Hdwr Engineer IFpga Design EngineerAsic Design EngineerFirmware EngineerAsic Verification EngineerVlsi Cad Tool Support EngineerPhysical Design EngineerCpu Design EngineerFpga Hardware Design EngineerFpga EngineerSenior Vlsi Design Engineer