What is synchronous and asynchronous reset? Setup time and hold time
Verification Interview Questions
3,816 verification interview questions shared by candidates
System verilog and UVM
Intraduse About project Verilog code
Given waveform of input signals and combinational and sequential circuit and question was to draw wave of output signal.
Uvm, system verilog
Describe a stressful situation at work and how you handle it.
How do you handle the arbitration for multi master and multi slave in apb protocol
About BTech project and basic digital Electronics
In general, what kind of persons you don't like to work with?
Basics of digital verilog projects and academics project
Viewing 1521 - 1530 interview questions