Implement Linked list - Verification components in a testbench - Modify classic 5 stage pipeline to accommodate SMT -
Verification Interview Questions
3,807 verification interview questions shared by candidates
What is your strength and weeknesses
testbench and test plan.
FIFO Depth, SV assertions, Multi-threading and OOP concepts
1. Few questions on writing constraints for certain scenarios. 2. FSM for number divisible by 3 3. UVM subscriber, sequences, TLM ports and FIFO. 4. write code for random number generation for given distribution and ranges. 5. byte addressing in an integer memory system. 6. constrain for non-overlapping segment-addresses generation. 7. Explain any testbench architecture you have worked on. 8. Lots of simple questions to test SystemVerilog and OOP concepts.
what did you do in old job why do you want to apply here etc
the difference of task and fuction in verilog
Write Fibonacci function in C++
Most of the questions were about my projects and basic questions regarding them like UART, FIFO , basic digital design questions, System verilog questions
Computer Architecture, Logic Puzzles, SystemVerilog, C, Algorithms,Assembly
Viewing 3731 - 3740 interview questions