Write code for a UVC mimicing a memory . Reactive sequence in UVM
Verification Specialist Interview Questions
3,807 verification specialist interview questions shared by candidates
FIbonacci series
1) C++ code to set the matrix MxN to zero if any element in MxN is zero. (leetcode medium question) 2) write constraint to set 32 bit address to be word aligned and 1kb in length
For the first screening round, all questions were based on out-of-order execution CPU. For the final interview, In 1st round, I was asked questions on out-of-order execution CPU 2nd round on cache and virtual memory 3rd round had one coding question based on queues and cache-related questions
Print smallest of three numbers
how to design a FSM using switch-case / shift register
Verification plan of any given design, assertions, what is coverage?
* Have you used UVM? * What is your knowledge level of SystemVerilog?
Tell me about your previous experience.
Do you have prior experience with UVM and System Verilog
Viewing 3771 - 3780 interview questions
See Interview Questions for Similar Jobs
Employment Verification SpecialistTeletherapyTrainResidential Treatment CounselorCenter DirectorGerman Customer Service AgentExecutive Sales ProfessionalDevelopmental TherapistBehavioral Educational TherapistPart Time Professional CounselorResidential TherapistWork From Home Reservations Sales RepresentativeField SalespersonMeter Technician Customer ServiceResidential TreatmentCall Center Team SupervisorChild Development CounselorChild Services