Questions related to ASIC design flow. For instance, why is the pattern count for IDDQ count so low? What are the advantages of Scan Compression? * Which mode of at-speed testing is desirable, LOS or LOC? And, why? What is the difference between Boundary Scan testing & P1500-based testing?