Do you have any other offers in hand
Design Verification Engineer Interview Questions
1,120 design verification engineer interview questions shared by candidates
UVM. System verilog basic questions
Can you tell me how do you verify your block ?
How do you prevent the reordering of instructions, and how would you use this as a solution to the above issue?
you should reverse a linked list
technical question involves codes and calculations
What is the difference between non-blocking and blocking assignment?
Ques. What is difference between flip flop and a latch
Reverse a Linked List
verilog - basic programs on counters ,blocking non blocking,intra delay and inter delay etc... how to calculate maximum frequency when two flipflops in between combinational paths are given. next focus on academic project,networking protocals.
Viewing 51 - 60 interview questions