How to deal with clock domain crossing issues, timings in logic circuits etc
Verification Design Engineer Interview Questions
1,116 verification design engineer interview questions shared by candidates
Draw a state machine that accepts the sequence 101
FIFO Depth, SV assertions, Multi-threading and OOP concepts
Given read and write freq, how to calculate FIFO depth?
Most of the questions were about my projects and basic questions regarding them like UART, FIFO , basic digital design questions, System verilog questions
How to convert hexadecimal to decimal.
Design a circuit that takes 4 bit BCD as input and has the input times 5 as output
- about SV, FIFO design, arbiter design
questions about OVM process
Find the number of '5''s in a rolling window of size 10. Flag an error when the count>4
Viewing 1071 - 1080 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer